Attorney's Docket No.: KIX0154-US Serial No.: 09/917,945 Page 2

Art Unit: 2811

Inventor: Yoshitaka HORIE

Amendments to the Claims:

This listing of claims replaces all prior versions, and listings, of claims in this application.

Listing of Claims:

(Currently Amended) A method of making a semiconductor device, the method 1. comprising the steps of:

mounting a semiconductor chip on a lower conductor, with first solder material applied between the chip and the lower conductor;

positioning an upper conductor on the chip, with second solder material applied between the chip and the upper conductor;

simultaneously heating up the first and the second solder materials beyond melting points of the respective solder materials such that the first and the second solder materials are simultaneously in a molten state; and

solidifying the first and the second solder materials;

wherein the lower conductor includes a die pad portion for mounting the semiconductor chip; and

wherein the first solder material has a melting temperature higher than that of the second solder material and is caused to solidify earlier than the second solder material in the solidifying step for securing the semiconductor chip on the die pad portion of the lower conductor before the upper conductor is fixedly connected to the semiconductor chip.

2. (Canceled)

Serial No.: 09/917,945 Attorney's Docket No.: KIX0154-US

Page 3

Art Unit: 2811

Inventor: Yoshitaka HORIE

3. (Original) The method according to claim 1, wherein the heating of the first solder material is terminated earlier than the heating of the second solder material.

- 4. (Original) The method according to claim 1, wherein the heating of the first and the second solder materials is performed by contacting the lower and the upper conductors with first and second heaters, respectively.
- 5. (Original) The method according to claim 1, wherein the semiconductor chip includes a flat lower electrode and a protruding upper electrode, the lower electrode being connected to the lower conductor, the upper electrode being connected to the upper conductor.
- 6. (Original) The method according to claim 1, further comprising the step of preparing a conductive frame which includes the lower and the upper conductors.
- 7. (Previously Presented) The method according to claim 6, wherein the lower conductor comprises lower lead portions extending from the die pad portion.
- 8. (Original) The method according to claim 6, wherein the upper conductor comprises upper lead portions.

Attorney's Docket No.: KIX0154-US Serial No.: 09/917,945 Page 4

Art Unit: 2811

Inventor: Yoshitaka HORIE

9-10. (Canceled)

(Original) The method according to claim 6, further comprising the step of 11. rotating the upper conductor about an axis relative to the lower conductor, so that the upper conductor comes into facing relation to the lower conductor.

12-16. (Canceled)

- 17. (Original) The method according to claim 1, further comprising the step of preparing a conductive frame which includes a first conductive pattern and a second conductive pattern, the first conductive pattern including the lower conductor, the second conductive pattern including the upper conductor.
- 18. (Original) The method according to claim 17, wherein the lower conductor further comprises lower lead portions extending from the die pad portion.
- 19. (Original) The method according to claim 18, wherein the second conductive pattern comprises upper lead portions at least one of which is to be connected to the semiconductor chip as the upper conductor.

Serial No.: 09/917,945 Attorney's Docket No.: KIX0154-US

Page 5

Art Unit: 2811

Inventor: Yoshitaka HORIE

20. (Original) The method according to claim 19, further comprising the step of removing at least one of the lower and the upper lead portions from the frame.

- 21. (Original) The method according to clam 19, wherein the frame comprises first and second common bars parallel to each other, the upper lead portions being divided into first and second groups, the upper lead portions in the first group extending from the first common bar toward the second common bar, the upper lead portions in the second group extending from the second common bar toward the first common bar.
- 22. (Currently Amended) A method of making a semiconductor device, the method comprising the steps of:

mounting a semiconductor chip on a lower conductor, with first solder material applied between the chip and the lower conductor;

positioning an upper conductor on the chip, with second solder material applied between the chip and the upper conductor;

simultaneously heating up the first and the second solder materials beyond melting points of the respective solder materials by contacting the lower and the upper conductors with first and second heaters, respectively, such that both the first and the second solder materials are simultaneously in a molten state; and

solidifying the first and the second solder materials;

Serial No.: 09/917,945 Attorney's Docket No.: KIX0154-US

Page 6

Art Unit: 2811

Inventor: Yoshitaka HORIE

wherein the first solder material is caused to solidify earlier than the second solder material in the solidifying step; and

wherein the heating of the first solder material is terminated earlier than the heating of the second solder material.

23. (Currently Amended) A method of making a semiconductor device, the method comprising the steps of:

mounting a semiconductor chip on a lower conductor, with first solder material applied between the chip and the lower conductor;

positioning an upper conductor on the chip with second solder material applied between the chip and the upper conductor;

simultaneously heating up the first and the second solder materials beyond melting points of the respective solder materials such that both the first and the second solder materials are simultaneously in a molten state; and

solidifying the first and the second solder materials;

wherein the first solder material is caused to solidify earlier than the second solder material in the solidifying step; and

wherein the heating of the first and the second solder materials is performed by contacting the lower and the upper conductors with first and second heaters, respectively.